

IR-2300 (2-3077)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent of

Richard Bullock

Date: May 13, 2005

Patent No.: 6,887,743 $\beta \nu$

Issue Date: May 3, 2005

For: METHOD OF FABRICATING A GATE DIELECTRIC LAYER FOR A THIN FILM

TRANSISTOR

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Certificate

MAY 2 0 2005

REQUEST FOR CERTIFICATE OF CORRECTION of Correction

Sir:

inventor.

Pursuant to 37 C.F.R. § 1.322(a), it is requested that the above-identified patent be corrected as follows:

Item (75) Inventors should read:

Richard Bullock, Newport (GB);

David Paul Jones, Cardiff (GB)

A Certificate of Correction (Form PTO/SB/44) is also enclosed.

A copy of the filing receipt is enclosed showing the correct city of the first named

As this error appears to be the fault of the Patent Office, no fee is enclosed.

Should any fee be required to issue the Certificate of Correction, the same may be charged to our Deposit Account No. 15-0700.

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, Alexandria, VA 22313-1450, on May 13, 2005:

Kourosh Salehi

Name of applicant, assignee or Registered Representative

K K C

✓ Signature ✓ May 13, 2005

Date of Signature

Respectfully submitted,

Kourosh Salehi

Registration No.: 43,898

OSTROLENK, FABER, GERB & SOFFEN, LLP

1180 Avenue of the Americas

New York, New York 10036-8403

Telephone: (212) 382-0700

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO :6,887,743 62

DATED

:May 3, 2005

INVENTOR(S): Richard BULLOCK and David Paul JONES

It is certified that error appears in the above identified patent and that said Letters Patent is hereby corrected as shown below.

On the title page, Item (75), change the first Inventor to:

-Richard Bullock, Newport (GB)-.

PATENT NO. 6,887,743

MAILING ADDRESS OF SENDER:

Ostrolenk, Faber, Gerb & Soffen, LLP 1180 Avenue of the Americas New York, NY 10036-8403

0

Burden Hour Statement: This form is estimated to take 1.0 hour to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



United States Patent and Trademark Office

COMMISSIONER FOR PATENTS UNITED STATES PATENT AND TRADEMARK OFFICE WASHINGTON, D.C. 20231

www.uspto.gov

TOT CLAIMS IND CLAIMS FIL FEE REC'D ATTY.DOCKET.NO **DRAWINGS**

APPLICATION NUMBER 09/773,872

FILING DATE 02/02/2001

GRP ART UNIT 2812

710

ESM00-001

19

STEPHEN B. ACKERMAN 20 MCINTOSH DRIVE POUGHKEEPSIE, NY 12603 **CONFIRMATION NO. 7976**

FILING RECEIPT

OC000000005911338*

Date Mailed: 03/28/2001

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Customer Service Center. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the PTO processes the reply to the Notice, the PTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

Richard Bullock, Newport, UNITED KINGDOM; David Paul Jones, St. Fagans, UNITED KINGDOM;

Assignment For Published Patent Application

ESM Limited,;

Continuing Data as Claimed by Applicant

Foreign Applications

UNITED KINGDOM 0100216.1 01/05/2001

If Required, Foreign Filing License Granted 03/27/2001

Projected Publication Date: 07/11/2002

Non-Publication Request: No

Early Publication Request: No

Title

Method of fabricating a gate dielectric layer for a thin film transistor